



# 3


## THE DIGITAL LOGIC LEVEL




**Figure 3-1.** (a) A transistor inverter. (b) A NAND gate. (c) A NOR gate.




**Figure 3-2.** The symbols and functional behavior for the five basic gates.



**Figure 3-3.** (a) The truth table for the majority function of three variables. (b) A circuit for (a).




**Figure 3-4.** Construction of (a) NOT, (b) AND, and (c) OR gates using only NAND gates or only NOR gates.



A	B	C	AB	AC	AB + AC
0	0	0	0	0	0
0	0	1	0	0	0
0	1	0	0	0	0
0	1	1	0	0	0
1	0	0	0	0	0
1	0	1	0	1	1
1	1	0	1	0	1
1	1	1	1	1	1

(a)




A	B	C	A	B + C	A(B + C)
0	0	0	0	0	0
0	0	1	0	1	0
0	1	0	0	1	0
0	1	1	0	1	0
1	0	0	1	0	0
1	0	1	1	1	1
1	1	0	1	1	1
1	1	1	1	1	1

(b)

**Figure 3-5.** Two equivalent functions. (a)  $AB + AC$ . (b)  $A(B + C)$ .

Name	AND form	OR form
Identity law	$1A = A$	$0 + A = A$
Null law	$0A = 0$	$1 + A = 1$
Idempotent law	$AA = A$	$A + A = A$
Inverse law	$A\bar{A} = 0$	$A + \bar{A} = 1$
Commutative law	$AB = BA$	$A + B = B + A$
Associative law	$(AB)C = A(BC)$	$(A + B) + C = A + (B + C)$
Distributive law	$A + BC = (A + B)(A + C)$	$A(B + C) = AB + AC$
Absorption law	$A(A + B) = A$	$A + AB = A$
De Morgan's law	$\overline{AB} = \bar{A} + \bar{B}$	$\overline{\bar{A} + \bar{B}} = \bar{A}\bar{B}$

**Figure 3-6.** Some identities of Boolean algebra.




**Figure 3-7.** Alternative symbols for some gates: (a) NAND. (b) NOR. (c) AND. (d) OR.




A	B	XOR
0	0	0
0	1	1
1	0	1
1	1	0


(a)



(b)



(c)



(d)

**Figure 3-8.** (a) The truth table for the XOR function. (b)-(d) Three circuits for computing it.

A	B	F
0 <sup>V</sup>	0 <sup>V</sup>	0 <sup>V</sup>
0 <sup>V</sup>	5 <sup>V</sup>	0 <sup>V</sup>
5 <sup>V</sup>	0 <sup>V</sup>	0 <sup>V</sup>
5 <sup>V</sup>	5 <sup>V</sup>	5 <sup>V</sup>

(a)


A	B	F
0	0	0
0	1	0
1	0	0
1	1	1

(b)


A	B	F
1	1	1
1	0	1
0	1	1
0	0	0

(c)


**Figure 3-9.** (a) Electrical characteristics of a device. (b) Positive logic. (c) Negative logic.




**Figure 3-10.** An SSI chip containing four gates.




**Figure 3-11.** An eight-input multiplexer circuit.




**Figure 3-12.** (a) An MSI multiplexer.. (b) The same multiplexer wired to compute the majority function.



**Figure 3-13.** A 3-to-8 decoder circuit.




**Figure 3-14.** A simple 4-bit comparator.




**Figure 3-15.** A 12-input, 6-output programmable logic array. The little squares represent fuses that can be burned out to determine the function to be computed. The fuses are arranged in two matrices: the upper one for the AND gates and the lower one for the OR gates.





**Figure 3-16.** A 1-bit left/right shifter.


A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1



**Figure 3-17.** (a) Truth table for 1-bit addition. (b) A circuit for a half adder.


A	B	Carry in	Sum	Carry out
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

(a)




(b)


**Figure 3-18.** (a) Truth table for full adder. (b) Circuit for a full adder.




**Figure 3-19.** A 1-bit ALU.




**Figure 3-20.** Eight 1-bit ALU slices connected to make an 8-bit ALU. The enables and invert signals are not shown for simplicity.



**Figure 3-21.** (a) A clock. (b) The timing diagram for the clock. (c) Generation of an asymmetric clock.




**Figure 3-22.** (a) NOR latch in state 0. (b) NOR latch in state 1. (c) Truth table for NOR.




**Figure 3-23.** A clocked SR latch.







**Figure 3-24.** A clocked D latch.




**Figure 3-25.** (a) A pulse generator. (b) Timing at four points in the circuit.




**Figure 3-26.** A D flip-flop.



**Figure 3-27.** D latches and flip-flops.




(a)




(b)


**Figure 3-28.** (a) Dual D flip-flop. (b) Octal flip-flop.



**Figure 3-29.** Logic diagram for a  $4 \times 3$  memory. Each row is one of the four 3-bit words. A read or write operation always reads or writes a complete word.



**Figure 3-30.** (a) A noninverting buffer. (b) Effect of (a) when control is high. (c) Effect of (a) when control is low. (d) An inverting buffer.




**Figure 3-31.** Two ways of organizing a 4-Mbit memory chip.




<b>Type</b>	<b>Category</b>	<b>Erasure</b>	<b>Byte alterable</b>	<b>Volatile</b>	<b>Typical use</b>
SRAM	Read/write	Electrical	Yes	Yes	Level 2 cache
DRAM	Read/write	Electrical	Yes	Yes	Main memory
ROM	Read-only	Not possible	No	No	Large volume appliances
PROM	Read-only	Not possible	No	No	Small volume equipment
EPROM	Read-mostly	UV light	No	No	Device prototyping
EEPROM	Read-mostly	Electrical	Yes	No	Device prototyping
Flash	Read/write	Electrical	No	No	Film for digital camera

**Figure 3-32.** A comparison of various memory types.




**Figure 3-33.** The logical pinout of a generic CPU. The arrows indicate input signals and output signals. The short diagonal lines indicate that multiple pins are used. For a specific CPU, a number will be given to tell how many.




**Figure 3-34.** A computer system with multiple buses.

<b>Master</b>	<b>Slave</b>	<b>Example</b>
CPU	Memory	Fetching instructions and data
CPU	I/O device	Initiating data transfer
CPU	Coprocessor	CPU handing instruction off to coprocessor
I/O	Memory	DMA (Direct Memory Access)
Coprocessor	CPU	Coprocessor fetching operands from CPU

**Figure 3-35.** Examples of bus masters and slaves.




**Figure 3-36.** Growth of an address bus over time.




Symbol	Parameter	Min	Max	Unit
$T_{AD}$	Address output delay		11	nsec
$T_{ML}$	Address stable prior to $\overline{MREQ}$	6		nsec
$T_M$	$\overline{MREQ}$ delay from falling edge of $\Phi$ in $T_1$		8	nsec
$T_{RL}$	$\overline{RD}$ delay from falling edge of $\Phi$ in $T_1$		8	nsec
$T_{DS}$	Data setup time prior to falling edge of $\Phi$	5		nsec
$T_{MH}$	$\overline{MREQ}$ delay from falling edge of $\Phi$ in $T_3$		8	nsec
$T_{RH}$	$\overline{RD}$ delay from falling edge of $\Phi$ in $T_3$		8	nsec
$T_{DH}$	Data hold time from negation of $\overline{RD}$	0		nsec

(b)

**Figure 3-37.** (a) Read timing on a synchronous bus. (b) Specification of some critical times.




**Figure 3-38.** Operation of an asynchronous bus.




**Figure 3-39.** (a) A centralized one-level bus arbiter using daisy chaining. (b) The same arbiter, but with two levels.







**Figure 3-40.** Decentralized bus arbitration.




**Figure 3-41.** A block transfer.




**Figure 3-42.** Use of the 8259A interrupt controller.




**Figure 3-43.** The Pentium II SEC package.




**Figure 3-44.** Logical pinout of the Pentium II. Names in upper case are the official Intel names for individual signals. Names in mixed case are groups of related signals or signal descriptions.



**Figure 3-45.** Pipelining requests on the Pentium II's memory bus.




**Figure 3-46.** The UltraSPARC II CPU chip.




**Figure 3-47.** The main features of the core of an UltraSPARC II system.







**Figure 3-48.** A microJava 701 system.



**Figure 3-49.** The PC/AT bus has two components, the original PC part and the new part.



**Figure 3-50.** Architecture of a typical Pentium II system. The thicker buses have more bandwidth than the thinner ones.



**Figure 3-51.** The PCI bus uses a centralized bus arbiter.


Signal	Lines	Master	Slave	Description
CLK	1			Clock (33 MHz or 66 MHz)
AD	32	×	×	Multiplexed address and data lines
PAR	1	×		Address or data parity bit
C/BE	4	×		Bus command/bit map for bytes enabled
FRAME#	1	×		Indicates that AD and C/BE are asserted
IRDY#	1	×		Read: master will accept; write: data present
IDSEL	1	×		Select configuration space instead of memory
DEVSEL#	1		×	Slave has decoded its address and is listening
TRDY#	1		×	Read: data present; write: slave will accept
STOP#	1		×	Slave wants to stop transaction immediately
PERR#	1			Data parity error detected by receiver
SERR#	1			Address parity error or system error detected
REQ#	1			Bus arbitration: request for bus ownership
GNT#	1			Bus arbitration: grant of bus ownership
RST#	1			Reset the system and all devices

(a)


Sign	Lines	Master	Slave	Description
REQ64#	1	×		Request to run a 64-bit transaction
ACK64#	1		×	Permission is granted for a 64-bit transaction
AD	32	×		Additional 32 bits of address or data
PAR64	1	×		Parity for the extra 32 address/data bits
C/BE#	4	×		Additional 4 bits for byte enables
LOCK	1	×		Lock the bus to allow multiple transactions
SBO#	1			Hit on a remote cache (for a multiprocessor)
SDONE	1			Snooping done (for a multiprocessor)
INTx	4			Request an interrupt
JTAG	5			IEEE 1149.1 JTAG test signals
M66EN	1			Wired to power or ground (66 MHz or 33 MHz)

(b)


**Figure 3-52.** (a) Mandatory PCI bus signals. (b) Optional PCI bus signals.



**Figure 3-53.** Examples of 32-bit PCI bus transactions. The first three cycles are used for a read operation, then an idle cycle, and then three cycles for a write operation.




**Figure 3-54.** The USB root hub sends out frames every 1.00 msec.




**Figure 3-55.** An 8255A PIO chip.





**Figure 3-56.** Location of the EPROM, RAM, and PIO in our 64K address space.



**Figure 3-57.** (a) Full address decoding. (b) Partial address decoding.